

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORICS  09/973,019 10/10/2001 Hiroshi Watanabe 214890US2S 516  22850 7590 01/10/2003  OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C. EXAMINER 1940 DUKE STREET ALEXANDRIA, VA 22314  ART UNIT PAPER N 2814	STATES OF THE			·		
APPLICATION NO.         FILING DATE           09/973,019         10/10/2001         Hiroshi Watanabe         214890US2S         516           22850         7590         01/10/2003         EXAMINER         OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.         EXAMINER           1940 DUKE STREET ALEXANDRIA, VA         PHAM, HOAI V         ART UNIT         PAPER N           2814         2814		T TO THE TOTAL TOT	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/973,019  10/10/2001  Hirosni Watanabe  22850  7590  01/10/2003  OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.  1940 DUKE STREET  ALEXANDRIA, VA 22314  ART UNIT  PAPER N  2814	APPLICATION NO.	FILING DATE		214890LIS2S	5166	
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.  1940 DUKE STREET ALEXANDRIA, VA 22314  ART UNIT PAPER N 2814	09/973,019	10/10/2001		2140700020		
1940 DUKE STREET ALEXANDRIA, VA 22314  ART UNIT PAPER N 2814	22850	7590 01/10/2003		EXAMINER		
ART UNIT PAPER N 2814	1940 DUKE S	STREET	D, 1/11	PHAM, HOAI V		
	ALEXANDR	IA, VA 22314		ART UNIT	PAPER NUMBER	
DATE MAILED: 01/10/2003				2814		
				DATE MAILED: 01/10/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

• • • • • • • • • • • • • • • • • • • •			Application N	0.	App	licant(s)		
•		-	09/973,019			WATANABE ET AL.		
	Offic	Action Summary	Examiner		Art	Unit		
			Hoai V Pham		281			
	τρο ΜΔΙ	LING DATE of this communication	on appears on the co	ver shee	t with the corre	spondence a	nddress	
	2							
THE MA - Extension after SIX - If the period of the period	AILING I ons of time ( (6) MONT riod for rep eriod for rep to reply with	O STATUTORY PERIOD FOR FOATE OF THIS COMMUNICAT may be available under the provisions of 37 in the from the mailing date of this communicately specified above is less than thirty (30) day ly is specified above, the maximum statutory in the set or extended period for reply will, be by the Office later than three months after the adjustment. See 37 CFR 1.704(b).	CFR 1.136(a). In no event, to tion. s, a reply within the statutory period will apply and will ex	minimum o	ay a reply be timely file of thirty (30) days will a MONTHS from the management of t	ed be considered timaling date of this U.S.C. § 133).	nely. s communication.	
tatus	_	sive to communication(s) filed o	on 06 December 200	<u>12</u> .				
• -		2h\f	∇ This action is not	n-tinai.				
,		1011 13 1 110 12.	II avaant fo	r forma	I matters, prose	cution as to	the merits is	
3)⊡ Dispositio	closed i	in accordance with the practice	under Ex parte Qua	yle, 193	5 C.D. 11, 453	O.G. 213.		
11⊠ (	laim(s)	1-18 is/are pending in the app	lication.					
4	a) Of th	e above claim(s) <u>8-18</u> is/are wit	hdrawn from consid	eration.				
		is/are allowed.						
		1-7 is/are rejected.						
<b>7</b> \□	Claim(s	is/are objected to.						
8)□	Claim(s	) are subject to restrictio	n and/or election rec	uiremei	nt.			
رت Applicatio								
		in the F	xaminer.	_	¬	the Evernin	<b>o</b> r	
10)   ]		· -(-) filed on 10 October 200	1 is/are: a)⊠ accepte	ed or b)L	objected to by	27 CED 1 85	(a)	
	Applica	ant may not request that any object	tion to the drawing(s) t	יי טוסון שו	aboyanos			
11)[]	The nroi	posed drawing correction filed o	on is: a)∐ ap	proved	uisappiov	d by the Exc		
	If appr	oved, corrected drawings are requi	ired in reply to this Offi	ce action	1.			
12) 🔲 .	The oat	h or declaration is objected to b	y the Examiner.					
		- u.o.c. ss 440 and 120				(d) or (f)		
13)⊠	Acknov	wledgment is made of a claim fo	or foreign priority und	ler 35 U	J.S.C. § 119(a)-	(a) or (i).		
. 5,63 a)	⊠ ΔII I	h)☐ Some * c)☐ None of:						
۵,	_	a visit is a mineral of the priority di	ocuments have beer	receive	ed.	- No		
			ocuments have beel	ן receivi	ed iti Applicatio	(1 INO	onal Stage	
	3.	Copies of the certified copies of application from the Interna	f the priority docume tional Bureau (PCT for a list of the certif	nts navi Rule 17 ied copi	.2(a)). ies not received	i.		
*	See the	attached detailed Office action rledgment is made of a claim fo	r domestic priority ur	nder 35	U.S.C. § 119(e)	(to a provis	sional application)	
1				111116.6-1111.71	I III DO DOCULLION			
15)	a) [] Ti Acknov	ne translation of the foreign land vledgment is made of a claim fo	or domestic priority u	nder 35	U.S.C. §§ 120	and/or 121.		
Attachme				4) 🔲 1	nterview Summary	(PTO-413) Pa	per No(s)	
1 —		ferences Cited (PTO-892) aftsperson's Patent Drawing Review (P <sup>-</sup> Disclosure Statement(s) (PTO-1449) Pa	TO-948) aper No(s) <u>5</u> .	5) 🔲 1	Notice of Informal F	atent Applicati	on (PTO-152)	
J 27 EN "							Part of Paper No. 8	

Application/Control Number: 09/973,019 Page 2

Art Unit: 2814

### **DETAILED ACTION**

### Election/Restrictions

1. Applicant's election without traverse of claims 1-7 in Paper No. 7 is acknowledged.

# Claim Rejections - 35 USC § 112

2. Claims 3, and 5-7 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

In claim 3, the phrase "further comprising a third N-type transistor and fourth P-type transistor, wherein said first and second transistors perform the function of a high voltage transistor, and said third and fourth transistors perform the function of a low voltage transistor" is not enabling because the specification and figure 13-20 describe only the first N-type transistor (4) and the second P-type transistor (75).

# Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Application/Control Number: 09/973,019

Art Unit: 2814

4. Claims 1-2, and 4 are rejected under 35 U.S.C. 102(b) as being anticipated by Kang et al. [U.S. Pat. 5,278,441].

Kang et al. (figs. 4-5, cols. 3-4) discloses a semiconductor device, comprising: a first transistor including a first gate (74) formed on a semiconductor substrate (62), a first low impurity concentration diffusion layer (80, 81) formed on the surface of the semiconductor substrate in a manner to surround the first gate, a first high impurity concentration diffusion layer (89, 90) formed on the surface of the semiconductor substrate in a manner to surround the first low impurity concentration diffusion layer, and a first gate side wall (86) formed to surround the first gate; and

a second transistor including a second gate (76) formed on the semiconductor substrate, a second low impurity concentration diffusion layer (83, 84) formed on the surface of the semiconductor substrate in a manner to surround the second gate, a second high impurity concentration diffusion layer (98, 99) formed on the surface of the semiconductor substrate in a manner to surround the second low impurity concentration diffusion layer, and a second gate side wall (86) formed to surround said second gate and having a thickness equal to that of the first gate side wall of the first transistor;

wherein the size of the second low impurity concentration diffusion layer formed on the surface of the semiconductor substrate, which extends from said second gate to reach the second high impurity concentration diffusion layer, is larger than the size of the first low impurity concentration diffusion layer formed on the surface of the semiconductor substrate, which extends from the second gate to reach the second high impurity concentration diffusion layer (see fig. 4).

Application/Control Number: 09/973,019

Art Unit: 2814

With respect to claim 2, Kang et al. discloses that the first low impurity concentration diffusion layer (80, 81) is an N-type diffusion layer having a low impurity concentration, the first high impurity concentration diffusion layer (89, 90) is an N-type diffusion layer having a high impurity concentration, the first transistor is an N-type transistor, the second low impurity concentration diffusion layer (83, 84) is a P-type diffusion layer having a low impurity concentration, the second low impurity concentration diffusion layer (98, 99) is a P-type diffusion layer having a low impurity concentration, and the second transistor is a P-type transistor (see fig. 4).

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that 5. form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in-
- (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section 122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or
- (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).
- Claims 1 and 4 are rejected under 35 U.S.C. 102(e) as being anticipated by 6. Applicant Admitted Prior Art (pages 1-11, figs. 21-22).

Applicant Admitted Prior Art a semiconductor device, comprising:

a first transistor (203) including a first gate (211) formed on a semiconductor substrate (223), a first low impurity concentration diffusion layer (207) formed on the surface of the semiconductor substrate in a manner to surround the first gate, a first Application/Control Number: 09/973,019

Art Unit: 2814

high impurity concentration diffusion layer (206) formed on the surface of the semiconductor substrate in a manner to surround the first low impurity concentration diffusion layer, and a first gate side wall (209,112) formed to surround the first gate; and

a second transistor (204) including a second gate (212) formed on the semiconductor substrate, a second low impurity concentration diffusion layer (216,113) formed on the surface of the semiconductor substrate in a manner to surround the second gate, a second high impurity concentration diffusion layer (215) formed on the surface of the semiconductor substrate in a manner to surround the second low impurity concentration diffusion layer, and a second gate side wall (209a,114) formed to surround said second gate and having a thickness equal to that of the first gate side wall of the first transistor;

wherein the size of the second low impurity concentration diffusion layer formed on the surface of the semiconductor substrate, which extends from said second gate to reach the second high impurity concentration diffusion layer, is larger than the size of the first low impurity concentration diffusion layer formed on the surface of the semiconductor substrate, which extends from the second gate to reach the second high impurity concentration diffusion layer (see figs. 21-22).

With respect to claim 4, Applicant Admitted Prior Art discloses that a memory cell transistor (202) including a third gate (200) formed on the semiconductor substrate, a third diffusion layer (214) having a high impurity concentration and formed within the semiconductor substrate around the third gate, and third gate side wall (209b,114)

Page 6 Application/Control Number: 09/973,019

Art Unit: 2814

formed around the third gate and having a thickness substantially equal to those of the first and second gate side walls.

### Conclusion

Any inquiry concerning this communication or earlier communications from the 7. examiner should be directed to Hoai V Pham whose telephone number is 703-308-6173. The examiner can normally be reached on 6:30A.M. - 6:00P.M..

- If attempts to reach the examiner by telephone are unsuccessful, the examiner's 8. supervisor, Wael M. Fahmy can be reached on 703-308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7724 for After Final communications.
- Any inquiry of a general nature or relating to the status of this application or 9. proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

HP Hoai Pham January 2, 2003